Testing on Neoverse N1 (Ampere 3GHz). Tested only on a subset of phy-simulators. - Changes: - use SIMDE consistently - adaptations of LDPC decoder generator for ARMv8 performance - SIMDe modifications of Intel CRC to allow for aarch64 build. optimizations for 128-bit to improve performance of LDPC encode/decode on aarch64 (Neoverse 1) - added BG2 files for 128-bit ldpc encoder (aarch64) - testing on Xeon - testing on x86 - minor changes to build/run on x86 - change in crc.h after returning to aarch64 - removed some warning in ldpc decoder generator for x86_64 - char - Delete irrelevant constants - Correctly declare variables - Define stdbool for all architectures - Remove definition of _MM_SHUFFLE and use SIMDE_MM_SHUFFLE - Remove commented code - Fix CMakeLists.txt - Include SIMDE avx2 functions in tools_defs.h
90 lines
3.2 KiB
C
90 lines
3.2 KiB
C
/*******************************************************************************
|
|
Copyright (c) 2009-2018, Intel Corporation
|
|
|
|
Redistribution and use in source and binary forms, with or without
|
|
modification, are permitted provided that the following conditions are met:
|
|
|
|
* Redistributions of source code must retain the above copyright notice,
|
|
this list of conditions and the following disclaimer.
|
|
* Redistributions in binary form must reproduce the above copyright
|
|
notice, this list of conditions and the following disclaimer in the
|
|
documentation and/or other materials provided with the distribution.
|
|
* Neither the name of Intel Corporation nor the names of its contributors
|
|
may be used to endorse or promote products derived from this software
|
|
without specific prior written permission.
|
|
|
|
THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
|
|
AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
|
|
DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE
|
|
FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
|
|
DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
|
|
SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
|
|
CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
|
|
OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*******************************************************************************/
|
|
|
|
/**
|
|
* Header file with CRC external definitions
|
|
*
|
|
*/
|
|
|
|
#ifndef __CRCEXT_H__
|
|
#define __CRCEXT_H__
|
|
|
|
#include "PHY/sse_intrin.h"
|
|
#include "types.h"
|
|
/**
|
|
* Flag indicating availability of PCLMULQDQ instruction
|
|
* Only valid after running CRCInit() function.
|
|
*/
|
|
extern int pclmulqdq_available;
|
|
|
|
/**
|
|
* Flag indicating availability of PCLMULQDQ instruction
|
|
* Only valid after running CRCInit() function.
|
|
*/
|
|
extern simde__m128i crc_xmm_be_le_swap128;
|
|
extern const uint8_t crc_xmm_shift_tab[48];
|
|
|
|
/**
|
|
* @brief Shifts right 128 bit register by specified number of bytes
|
|
*
|
|
* @param reg 128 bit value
|
|
* @param num number of bytes to shift right \a reg by (0-16)
|
|
*
|
|
* @return \a reg >> (\a num * 8)
|
|
*/
|
|
__forceinline
|
|
simde__m128i xmm_shift_right(simde__m128i reg, const unsigned int num)
|
|
{
|
|
const simde__m128i *p = (const simde__m128i *)(crc_xmm_shift_tab + 16 + num);
|
|
|
|
return simde_mm_shuffle_epi8(reg, simde_mm_loadu_si128(p));
|
|
}
|
|
|
|
/**
|
|
* @brief Shifts left 128 bit register by specified number of bytes
|
|
*
|
|
* @param reg 128 bit value
|
|
* @param num number of bytes to shift left \a reg by (0-16)
|
|
*
|
|
* @return \a reg << (\a num * 8)
|
|
*/
|
|
__forceinline
|
|
simde__m128i xmm_shift_left(simde__m128i reg, const unsigned int num)
|
|
{
|
|
const simde__m128i *p = (const simde__m128i *)(crc_xmm_shift_tab + 16 - num);
|
|
|
|
return simde_mm_shuffle_epi8(reg, simde_mm_loadu_si128(p));
|
|
}
|
|
|
|
/**
|
|
* @brief Initializes CRC module.
|
|
* @note It is mandatory to run it before using any of CRC API's.
|
|
*/
|
|
extern void CRCInit(void);
|
|
|
|
#endif /* __CRCEXT_H__ */
|