Files
openairinterface5g/openair1/SIMULATION/LTE_PHY
Jaroslava Fiedlerova dec74058e5 Disable DEBUG_UE_TIMING logs in 4g dlsim test
Setting the DEBUG_UE_TIMING flag caused a flood of UE timing logs, resulting
in dlsim output logs as large as 1.5MB per test in CI. This commit comments
out the line where we set the flag to reduce log verbosity.
2025-05-16 13:42:23 +02:00
..
2022-10-10 11:28:14 +02:00
2019-01-07 16:22:28 +01:00
2019-01-07 16:22:28 +01:00
2019-01-07 16:22:28 +01:00
2019-01-07 16:22:28 +01:00
2025-04-01 19:15:08 +02:00
2019-01-07 16:22:28 +01:00
2024-10-24 19:22:06 +02:00
2021-10-24 14:47:24 +02:00
2019-01-07 16:22:28 +01:00
2017-08-14 11:04:50 +02:00
2019-01-07 16:22:28 +01:00
2019-01-07 16:22:28 +01:00
2019-01-07 16:22:28 +01:00
2025-01-23 14:12:29 +01:00
2019-01-07 16:22:28 +01:00
2019-01-07 16:22:28 +01:00
2024-10-24 19:22:06 +02:00
2017-08-14 11:04:50 +02:00
2019-01-07 16:22:28 +01:00
2024-10-24 19:22:06 +02:00
2024-10-24 19:22:06 +02:00
2019-01-07 16:22:28 +01:00
2019-01-07 16:22:28 +01:00
2024-10-24 19:22:06 +02:00
2019-01-07 16:22:28 +01:00
2024-10-24 19:22:06 +02:00
2019-01-07 16:22:28 +01:00
2019-01-07 16:22:28 +01:00
2024-10-24 19:22:06 +02:00
2021-08-18 11:20:39 +02:00
2019-01-07 16:22:28 +01:00
2019-01-07 16:22:28 +01:00
2021-08-18 11:20:39 +02:00
2025-01-23 14:12:29 +01:00
2023-02-17 12:00:46 +01:00

This directory contains unitary testbenches/Monte Carlo Simulators for physical/transport channel processing:

pbchsim.c       // PBCH simulation testbench
pdcchsim.c      // PDCCH (DCI) simulation testbench, PCFICH + PHICH too (incomplete)
dlsim.c         // PDSCH simulation testbench
ulsim.c         // PUSCH simulation testbench
pucchsim.c      // PUCCH simulation testbench
framegen.c      // eNB Frame generator